

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

§

plication of:

Fernando Gonzalez, et al.

Serial No.: 10/751,141

Filed: December 31, 2003

For: Transistor Having Vertical

Junction Edge and Method of

Manufacturing the Same

Group Art Unit: 2815

Examiner:

Nguyen, Joseph H.

 $\phi$   $\phi$   $\phi$   $\phi$   $\phi$   $\phi$   $\phi$ 

Atty Docket:

MICS:0114/MAN

02-1010

Commissioner for Patents P.O. Box 1450

Alexandria, VA 22313-1450

ATTN: OFFICIAL DRAFTSMAN

## CERTIFICATE OF MAILING 37 C.F.R. 1.8

I hereby certify that this correspondence is being deposited with the U.S. Postal Service with sufficient postage as First Class Mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date below:

April 19, 2007

Date

Jessie Hebert

Sir:

## TRANSMITTAL OF FORMAL DRAWINGS

Enclosed are Replacement Sheets for three of the five originally submitted sheets, wherein minor informalities have been formalized. Applicants respectfully submit that no new matter has been added.

Respectfully submitted,

Date: April 19, 2007

Robert A. Manware

Reg. No. 48,758

FLETCHER YODER

P.O. Box 692289

Houston, TX 77269-2289

(281) 970-4545